


FIG. 1A






FIG. 1*C*





FIG. 2A






FIG. 2C




FIG. 3A




FIG. 3B

GATED DIODE CAPACITANCE vs GATE-TO-SOURCE VOLTAGE (Vgs) EACH CURVE REPRESENTS A DIFFERENT GATED DIODE GATE SIZE.

THRESHOLD VOLTAGE = 0.2 V




FIG. 4A




FIG. 4B




FIG. 5A




FIG. 5B




FIG. 6






FIG. 7








FIG. 10

LINEAR CAPACITOR

GAIN = dVout/dVin = 1





FIG. 11A



 $FIG.\ 11B$




FIG. 11C




FIG. 12A




FIG. 12B





FIG. 12C

$Rc = C_{g_gd}/CL$ $GAIN = V_{g_f}/V_{g_i}$								
GAIN = 1 + Rc - (Vt_gd/Vg_i) Rc ~ 1 + Rc GAIN = $(1 + Vs/Vg_i)$ Rc/ $(1 + Rc)$	gd/Vg_i) Rc/(1 +	Rc ~ 1 Rc)	+ Rc	COMP	PLETE CH	IARGE TR/ CHARGE	ANSFER (TRANSFE	COMPLETE CHARGE TRANSFER (FOR SMALL Rc) CONSTRAINED CHARGE TRANSFER (LARGE Rc)
$Vg_i = 0.4 \text{ V, } Vt_g d = 0$	0				EXEM	EXEMPLARY OPERATING POINT	'ERATING	POINT
Cg_gd/Cg_rg 1 + Rc Rc/(1 + Rc) (1+Vs/Vg_i)Rc/(1+Rc) (1+Vs/Vg_i)Rc/(1+Rc) GAIN CHARGE TRANSFER	0.01 1.01 0.01 0.035 0.04 1.01	.01 0.1 1 .01 1.1 2 .01 0.09 0.5 .035 0.32 1.7 .04 0.36 2.0 .01 1.1 2	1 2 0.5 1.75 2.00	2 3 0.67 2.35 2.68 2.68	5 6 0.83 2.91 3.32 3.32 - CONST	10 11 3.19 3.64 3.64 3.64 8AINED	100 101 0.99 3.47 3.96 3.96	Vs/Vg = 2.5 Vs/Vg = 3 Vs/Vg = 3






FIG. 13




FIG. 14




FIG. 15





FIG. 16







FIG. 18






FIG. 19A




FIG. 19B

FIG. 20A




FIG. 20B

